IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
(Case No. **RA001C10**)

In the Application of: FARMWALD ET AL.

Serial No: 09/514,872

Filed: FEBRUARY 28, 2000

Title: METHOD AND APPARATUS FOR CONTROLLING A SYNCHRONOUS MEMORY DEVICE



Group Art Unit: 2781

Before Examiner: G. Auve'

Assistant Commissioner for Patents
Washington, DC 20231

Attn: Box Issue Fee

TRANSMITTAL OF PAYMENT OF ISSUE FEE

Dear Sir:

Transmitted herewith for the above-referenced application are:

[**XX**] Issue Fee Transmittal Form PTOL-85B.
[**XX**] Utility Fee: $1,210.00.
[**XX**] Advance Order - # of Copies 5 .
[ ] A check in the amount of _____ is attached.
[**XX**] The Assistant Commissioner is hereby authorized to charge and credit Deposit Account No. **50-0998** as described below. A duplicate copy of this sheet is enclosed.
[**XX**] Charge the amount of $1,225.00.
[**XX**] Credit any overpayment.
[**XX**] Charge any additional fee required.

Respectfully submitted,

Date: September 19, 2000

Neil A. Steinberg
Reg. No. 34,735
650-944-7772

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
(Case No. RA001C10)

In the Application of: FARMWALD, ET AL.

Serial No.: 09/514,872

Filed: FEBRUARY 28, 2000

Title: METHOD AND APPARATUS FOR CONTROLLING A SYNCHRONOUS MEMORY DEVICE

Assistant Commissioner for Patents
Washington, DC 20231

Certificate of Mailing Under 37 CFR 1.8

I hereby certify that the attached 1) Transmittal of Formal Drawings (1 page and 14 sheets of Formal Drawings); 2) Transmittal of Payment of Issue Fee (1 page and 1 copy thereof); and 3) Issue Fee Transmittal (1 page and 1 copy thereof) is/are being deposited with the United States Postal Service with sufficient postage as first class U.S. mail in an envelope addressed to:

Assistant Commissioner for Patents
Washington, D.C. 20231

on September 19, 2000.

Michiko Sites
(Signature)

Michiko Sites

(Print Name of Person Signing Certificate)

Ms. Michiko Sites
RAMBUS INC.
2465 Latham Street
Mountain View, California 94040

Serial/Patent No.: 09/514,872 Filing/Issue Date: February 28, 2000
Title: Method and Apparatus for Controlling a Synchronous Memory Device
Atty. Docket No.: RA001C10 Date Mailed: September 19, 2000

The following has been received in the U.S. Patent & Trademark Office on the date stamped hereon:

- ☐ Amendment/Response (pgs.)
- ☐ Preliminary Amendment (pgs.)
- ☐ Application - Utility (pgs., with cover and abstract)
- ☐ Application - Rule 1.53(b) Continuation (pgs.)
- ☐ Application - Rule 1.53(b) Divisional (pgs.)
- ☐ Application - Rule 1.53(b) CIP (pgs.)
- ☐ Application - Rule 1.53(d) CPA (pgs.)
- ☐ Application - PCT (pgs.)
- ☐ Application - Provisional (pgs.)
- ☐ Drawings (14 sheets)
- ☐ Declaration & POA (pgs.)
- ☐ Assignment & Cover Sheet
- ☐ Power of Attorney
- ☐ Other Cross Reference Under 37 C.F.R. Sec.1.78
- ☐ Petition for Extension of Time (month(s))
- ☐ Information Disclosure Statement & PTO 1449
- ☒ Issue Fee Transmittal
- ☒ Submission of Formal Drawings
- ☐ Notice of Appeal
- ☐ Appeal Brief (pgs. in triplicate)
- ☐ Reply Brief
- ☐ Response to Notice of Missing Parts
- ☐ Transmittal Letter (in duplicate)
- ☒ Fee Transmittal (in duplicate)
- ☒ Itemized Postcard
- ☒ Certificate of Mailing
- ☐ Express Mail No.

Invalidating Prior Art to the '195 and '918 Patents

This appendix is based upon Hitachi's current factual knowledge and understanding. Hitachi reserves the right to rely on and present additional invalidating prior art as to the '195 and '918 patents discovered in the course of this investigation.

1. Kawamasa, K.; "Memory Control Method"; Japanese Patent Application Kokai Publication No. S56-82961 (July 7, 1981).*

2. Taguri, J.; "Memory Storage Device"; Japanese Patent Application Kokai Publication No S57-14922 (January 26, 1982).*

3. Redwine et al.; "Semiconductor Read/Write Memory Array Having Serial Access"; United States Patent No. 4,330,852 (May 18, 1982).

4. Hasegawa, J.; "Memory System"; Japanese Laid Open Patent Application No. Sho 60-80193 (May 8, 1983).*

5. Miyazaki, Y.; "Block Transfer and Storage Control Method"; Japanese Laid-open Patent Application Sho 60-55459 (March 30, 1985).*

6. Hashimoto, S.; "Data Transfer Control System"; Japanese Patent Application Kokai Publication No. S61-72350 (April 14, 1986).*

7. Fischer, M.; "Fair Arbitration Technique for a Split Transaction Bus in a Multiprocessor Computer System"; United States Patent No. 4,785,394 (November 15, 1988).

8. Wantanabe, T.; "Session XIX: High Density SRAMs"; IEEE International Solid State Circuits Conference pp. 266-267 (1987).

9. James, D.; "Method and Apparatus for Performing Variable Length Data Read Transactions"; United States Patent No. 4,703,418 (October 27, 1987).

10. Taguchi, Y.; "Memory Device"; Japanese Patent Application Kokai Publication No. S63-142445 (June 14, 1988).*

11. Taguri, J.; "Memory Storage Device"; Japanese Patent Application Kokoku Publication No. B63-46864 (September 19, 1988).*

12. Horiguchi et al., "Semiconductor memory having error correcting means", United States Patent No. 4,726,021 (February 16,1988).

13. Ohno, C.; "Self-Timed RAM: STRAM"; Fujitsu Sci. Tech J., 24, 4, pp.293-300 (Dec. 1988).

14. Fast Packet Bus for Microprocessor Systems with Caches, IBM Technical Disclosure Bulletin, pp. 279-282 (January 1989).

15. Kumagai, T.; "Storage System"; Japanese Patent Application Kokai Publication No. S64-29951 (January 31, 1989).*

16. Gustavson, D.; "Scalable Coherent Interface"; Invited Paper, COMPCON Spring '89, San Francisco, CA; IEEE, pp. 536-538 (Feb. 27-Mar. 3, 1989).

17. James, D.; "Scalable I/O Architecture for Buses"; IEEE, pp. 539-544 (April 1989).

18. Kimoto et al., "Micro-computer Capable of Accessing Internal Memory at a Desired Variable Access Time"; U.S. Patent No. 4,870,562 (September 26, 1989).

19. JEDEC SDRAM standards.

* Translation Included

#16&5

#14

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
(Case No. **RA001C10**)

In the Application of: FARMWALD ET AL.		**Group Art Unit:** 2781
Serial No: 09/514,872		**Before Examiner:** G. Auve'
Filed: FEBRUARY 28, 2000		
Title: METHOD AND APPARATUS FOR CONTROLLING A SYNCHRONOUS MEMORY DEVICE		

Assistant Commissioner for Patents
Washington, DC 20231

Attn.: **Official Draftsperson**

TRANSMITTAL OF FORMAL DRAWINGS

Dear Sir:

Enclosed herewith is one (1) set of fourteen (14) sheets of formal drawings for filing in the above-referenced patent application. The changes required by Applicants' proposed drawing corrections have been approved by the Examiner and incorporated into the attached formal drawings.

Applicants respectfully request that the enclosed drawings be accepted as formal drawings in the above-referenced application.

Respectfully submitted,

Date: September 19, 2000

Neil A. Steinberg
Reg. No. 34,735
650-944-7772